| Compliant with Universal Serial Bus Specification Revision 2.0 (Data Rate 1.5/12.0/480.0 Mbps) |
|
Compliant with Open Host Controller Interface Specification for USB Rev 1.0a. |
|
PCI multi-function device consists of two OHCI Host Controller cores for full/ low-speed signaling and one EHCI Host Controller cores for high-speed signaling |
|
Root Hub with multiple downstream forcing ports which are shared by OHCI and EHCI Host Controller core |
|
All downstream forcing ports can handle high-speed (480.0 Mbps), full-speed (12.0 Mbps), and low-speed (1.5 Mbps) transaction |
|
32-bit 33 MHz host interface compliant to PCI Specification Release 2.2 |
|
Support PCI-Bus Power Management Interface Specification Release 1.1 |
|
PCI Bus bus-master access |
|
|